

APPLICATION FOR UNITED STATES LETTERS PATENT

FOR

METHOD AND APPARATUS TO ENABLE EXECUTION OF A
THREAD IN A MULTI-THREADED COMPUTER SYSTEM

Inventor(s): Dennis M. O'Connor
Michael W. Morrow

Prepared by: Anthony M. Martinez,
Patent Attorney

intel®

Intel Corporation
5000 W. Chandler Blvd., CH6-404
Chandler, AZ 85226-3699
Phone: (480) 552-0624
Facsimile: (480) 554-7738

"Express Mail" Label No.: EV 324059953 US

METHOD AND APPARATUS TO ENABLE EXECUTION OF A THREAD IN A MULTI-THREADED COMPUTER SYSTEM

BACKGROUND

Multi-threading may allow high-throughput computer architectures. A thread may
5 refer to a set of instructions that may be executed by a processor.

At different points in time, one thread may be executing and another thread may
be pending, and thread switching may refer to switching between executing a currently
running thread to executing a pending thread.

Threads that are currently being executed by a processor may be referred to as
10 executing threads, running threads, or active threads. Threads that are not currently
being executed by a processor may be referred to as pending threads, inactive threads,
non-executing threads, or non-running threads.

System performance may be varied based on the thread switching algorithm
used in a particular system. System designers are continually searching for alternate
15 ways to provide thread switching in a multi-threaded computer system.

BRIEF DESCRIPTION OF THE DRAWINGS

The subject matter regarded as the invention is particularly pointed out and
distinctly claimed in the concluding portion of the specification. The present invention,
20 however, both as to organization and method of operation, together with objects,
features, and advantages thereof, may best be understood by reference to the following
detailed description when read with the accompanying drawings in which:

FIG. 1 is a flow diagram illustrating a method to provide thread switching in a multi-threaded computer system in accordance with one embodiment of the present invention;

FIG. 2 is a block diagram illustrating a processor pipeline in accordance with an
5 embodiment of the present invention;

FIG. 3 is a flow diagram illustrating a method to enable execution of a non-executing thread in accordance with an embodiment of the present invention; and

FIG. 4 is a block diagram illustrating a portion of a wireless device in accordance with an embodiment of the present invention.

10 It will be appreciated that for simplicity and clarity of illustration, elements illustrated in the figures have not necessarily been drawn to scale. For example, the dimensions of some of the elements are exaggerated relative to other elements for clarity. Further, where considered appropriate, reference numerals have been repeated among the figures to indicate corresponding or analogous elements.

15 DETAILED DESCRIPTION

In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be understood by those skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures,
20 components and circuits have not been described in detail so as not to obscure the present invention.

In the following description and claims, the terms "include" and "comprise," along

with their derivatives, may be used, and are intended to be treated as synonyms for each other. In addition, in the following description and claims, the terms "coupled" and "connected," along with their derivatives, may be used. It should be understood that these terms are not intended as synonyms for each other. Rather, in particular

5 embodiments, "connected" may be used to indicate that two or more elements are in direct physical or electrical contact with each other. "Coupled" may mean that two or more elements are in direct physical or electrical contact. However, "coupled" may also mean that two or more elements are not in direct contact with each other, but yet still co-operate or interact with each other.

10 FIG. 1 is a flow diagram illustrating a method 100 to provide thread switching in a multi-threaded computer system in accordance with one embodiment of the present invention.

 In a multi-threaded processor (not shown), multiple threads of one or more programs may be executed either simultaneously or at different points in time. For

15 example, one thread may be executed by the processor and another thread may be pending, i.e., waiting to be executed at a later point in time. In another example, one set of threads may be executed simultaneously and another set of threads may be pending.

 In a multi-threaded processor, logic may be included in the processor to decide

20 when to issue instructions from threads that are available. For example, one thread may run until some predetermined condition occurs and then the processor may switch to run another thread. Switching between the execution of threads may be referred to as thread switching.

Method 100 of FIG. 1 may begin with fetching an instruction of a currently executing thread (block 110). The instruction may be decoded (block 120). After decoding, it may be determined whether a predetermined condition has been met. For example, it may be determined whether the instruction of the executing thread may
5 cause a long latency (diamond 130).

While the predetermined conditions may vary in different embodiments, an instruction that may require a long latency prior to execution may be considered to be a predetermined condition. The term “long latency” may mean a time period between receipt of an instruction and execution of the instruction that causes the processor to
10 suffer one or more stalls. Stalls may refer to cycles in which part or all of the processor pipeline does not execute an instruction.

Thus a long latency period may be several cycles or may be hundreds of cycles, depending on the ability of the processor to perform other instructions in the latency period. For example, a load instruction that requires the obtaining of information from
15 system memory (e.g., as on a cache miss) may require hundreds of cycles, while a load instruction that obtains data from a cache (such as a level 1 (L1) cache) closely associated with the processor may require fewer than ten cycles. In certain embodiments, both load instructions may be considered long latency instructions, as a processor may suffer stall cycles before data is ready for processing.

20 The predetermined conditions may be selected based on a knowledge that the conditions may, but need not necessarily, cause a latency that leads to pipeline stalls.

Although the scope of the present invention is not limited in this respect, other examples of instructions that may be considered to be a predetermined condition may

include store instructions and certain arithmetic instructions. For example, a floating point divide operation may be a predetermined condition . In addition, other operations which access a memory subsystem may be a predetermined condition.

When a predetermined condition is detected, instructions of another thread, e.g.,
 5 a pending thread, may be fetched and executed so that few or no stall cycles occur. Thus in certain embodiments, performance may be significantly increased in multi-thread contexts.

If it is determined that the instruction may not have a long latency (i.e., a predetermined condition has not occurred), the instruction may be executed (block 140)
 10 and a next instruction of the current thread may be fetched (block 110).

If it is determined that a long latency may result, (i.e., a predetermined condition has occurred), then the instructions of a pending thread may be examined (block 150). The examining of the pending thread may occur during executing of the long latency instruction of the currently executing thread. Next, it may be determined which
 15 hardware resources are associated with the instructions of the pending thread.

The method may next comprise determining whether one or more hardware resources are or will be available to use by the instructions of the pending thread (diamond 160). For example, it may be determined whether a register, a queue, a buffer, a functional unit (e.g., multiplier), an input/output (I/O) device, or a memory sub-
 20 system will be available to the instructions of the non-executing thread.

If no hardware resources will be available to the pending thread, then execution may continue for the current executing thread (block 140). If one or more hardware resources will be available for use by the instructions of the pending thread, then the

processor may be prepared to switch threads (block 170). In one embodiment, preparation to switch threads may include executing a remaining one or several instructions of the current thread prior to the thread switch. In such manner, additional instructions may be performed without a processor stall. Additionally, because such
5 instructions are already present in the processor pipeline, they need not be flushed. Thus instructions of a currently executing thread may continue to be processed while the second thread is prepared for execution.

Next, the threads may be switched (block 180). That is, the processor may switch from running the currently executing thread to running the pending thread if one
10 or more hardware resources are available, or will be available to the pending thread.

While FIG. 1 discusses a method for processing a long latency instruction, as discussed above it is to be appreciated that the flow of FIG. 1 may be applicable to other predetermined conditions.

As is discussed above, the embodiment of FIG. 1 illustrates a method to decide
15 when to switch between two threads. This method may use two different thread-switching criteria: one based on properties of the currently executing thread, and another based on the properties of threads that are not currently executing. This can be expressed in terms of transitioning threads from the running to the pending state and back again.

20 In one embodiment of the invention, a running thread becomes a pending thread when it issues a particular kind of instruction, for instance, one that does not return a result for a long time, i.e., long latency instruction, and also whenever a pending thread has no "scoreboarded" resource. A scoreboarded resource may refer to a resource

that is not available for use until some pending operation completes. For example, a register may be scoreboarded and therefore unavailable for use to an instruction of a pending thread.

5 A thread that has no resources scoreboarded may be able to issue at least one instruction, so switching to a pending thread with no scoreboarded resources may not decrease the efficiency of the processor compared to other thread switching methods. For example, a timer or counter may be used to limit the amount of time an executing thread can run without being switched. However, using counters or timers may decrease the overall efficiency of the system since several clock cycles may pass
10 before the counter times out.

Turning to FIG. 2, shown is a block diagram illustrating a processor pipeline 200 in accordance with an embodiment of the present invention. Processor pipeline 200 includes an instruction cache 210, an instruction decoder 220, a thread dispatch 230, and a register lookup 240. In addition, processor pipeline 200 may include functional
15 units 250, 260, and 270. Processor pipeline may be included in a multi-threaded processor, and may be adapted to process multiple threads of one or more software programs.

While the type of processor which includes a pipeline in accordance with an embodiment of the present invention may vary, in one embodiment the processor may
20 be a relatively simple in-order processor. In one embodiment, the processor may have a reduced instruction set computing (RISC) architecture, such as an architecture based on an Advanced RISC Machines (ARM) architecture. For example, in one embodiment a 32-bit version of an INTEL[®] XSCALE[™] processor available from Intel Corporation,

Santa Clara, California may be used. However, in other embodiments the processor may be a different processor.

In one embodiment, instruction cache 210 may be coupled to receive instructions from a bus interface unit of the processor (not shown). Instruction cache
5 210 may be used to store instructions, including instructions of multiple threads. Instruction cache 210 may be coupled to provide instructions to instruction decoder 220.

Instruction decoder 220 may decode instructions by breaking more complex instructions into smaller instructions that may be processed faster. For example, in one
10 embodiment instructions may be decoded into micro-operations (uops). However, in other embodiments other types of instructions may be decoded, such as macro operations or another form of instruction. Additionally, it is to be understood that various instruction sets may be used, such as Reduced Instruction Set Computing (RISC) instructions or Complex Instruction Set Computing (CISC) instructions. Further,
15 in one embodiment instruction decoder 220 may decode CISC instructions to RISC instructions.

Still referring to FIG. 2, decoded instructions, including an identification of registers to be accessed, may be provided to thread dispatch 230.

Thread dispatch 230 may include circuitry or logic to enable execution of a
20 pending thread based at least on whether one or more hardware resources, such as, e.g., functional units 250-270, are available, or will be available to one or more instructions of the non-executing thread. In one embodiment, thread dispatch 230 may serve as a scheduler that chooses which of the pending thread(s) may issue

instructions according to which hardware resources are available, and may do this every clock cycle. In addition, in some embodiments, thread dispatch 230 may enable execution of a thread if the requisite registers from block 240 contain, or will contain, the needed values for the instruction. The techniques described herein for enabling execution of a thread may be used in simultaneous multi-threading (SMT) systems or time division multi-threading (TDM) systems. In one example, an SMT system may refer to a system that can issue some number of instructions from different threads simultaneously. Thread dispatch 230 may be referred to as a scheduler, thread dispatch circuit or a thread dispatch device.

Register lookup 240 may be used to provide a physical register identification of a register in a register file unit. In such manner, registers may be assigned to each instruction.

Functional units 250, 260 and 270 may be adapted to execute instructions and may also be referred to as execution units. In some embodiments, functional units may be adapted to perform arithmetic and logic operations or to execute load and store instructions. In various embodiments, functional units 250, 260, and 270 may be multipliers, adders, dividers, integer arithmetic logic units (ALU), floating point arithmetic logic units (ALU), registers, load/store units, memory management units (MMU), multimedia accelerators, security and cryptographic coprocessors, other specialized coprocessors (including coprocessors external to the processor), etc.

Pipeline processor 200 may be adapted to implement some or all of the operations of method 100 of FIG. 1. For example, instruction decoder 220 may include circuitry to perform the operations 110 and 120 of method 100; thread dispatch 230

may include circuitry to perform operations 130, 150, 160, 170, and 180 of method 100, and functional units 250-270 may include circuitry to perform operation 140 of method 100.

As discussed above, thread dispatch 230 may be adapted to enable execution of one or more pending threads based at least on whether one or more hardware resources will be available to the pending threads. In one embodiment, thread dispatch 230 may be adapted to examine instructions of multiple threads to determine which threads are executed and which threads remain in a pending state. Thread dispatch 230 may be adapted to determine which hardware resources, e.g., functional units, are associated with the instructions of the multiple threads. Further, thread dispatch 230 may be coupled to functional units 250-270 to determine if functional units 250-270 are available, or will be available to the instructions of a pending thread. In one embodiment, thread dispatch 230 may be coupled to receive "ready" signals from functional units 250-270 and register lookup 240, wherein the ready signals indicate whether or not the functional units are available or unavailable.

In another embodiment, thread dispatch 230 may be adapted to switch execution from a running thread to the pending thread. Thread dispatch 230 may be adapted to examine instructions of the running thread to determine if a predetermined condition occurs. For example, thread dispatch 230 may include logic to examine instructions of the running thread to determine if a long latency instruction occurs.

Although the scope of the present invention is not limited in this respect, in one embodiment, thread dispatch 230 may include a lookup table that includes a list of predetermined conditions. In this manner, when an instruction is received by thread

dispatch 230, it may be analyzed against entries in the lookup table to determine whether the instruction corresponds to one of the predetermined conditions.

Alternately, logic in thread dispatch 230 may be used to detect the presence or occurrence of a predetermined condition. In still other embodiments, microcode in

5 thread dispatch 230 may determine the presence or occurrence of a predetermined condition.

If a predetermined condition is detected by examining a running thread, then, examination of pending threads and the availability of hardware resources associated with the pending threads may be performed by thread dispatch 230. In one

10 embodiment, thread dispatch 230 may switch execution from a first executing thread to execution of a first pending thread based at least on the number and type of hardware resources unavailable to the first pending thread.

In another embodiment, thread dispatch 230 may compare the hardware resources available to two pending threads, e.g., thread A and thread B. Thread

15 dispatch 230 may determine the number of hardware resources available to threads A and B, and then may switch from executing a running thread to executing thread A if the number of unavailable hardware resources to thread A is less than the number of unavailable hardware resources to thread B. Or simply, thread dispatch 230 may enable execution of thread A if the number of unavailable hardware resources to thread
20 A is less than the number of unavailable hardware resources to thread B.

As discussed, in some embodiments a thread switching system is provided that enables, or basis the selection of , the execution of a pending thread based at least, in whole or part ,on the number and type of hardware resources unavailable to that

pending thread or other pending threads, and possibly taking into account the unavailable resources needed by other pending threads. In one example, the present invention provides a method and apparatus to enable threads based on what could be happening, i.e., examining the non-running threads and enabling execution of a thread
5 based on the availability of hardware resources to the non-running threads.

Turning to FIG. 3, shown is a flow diagram illustrating a method 300 to enable execution of a non-executing thread in accordance with an embodiment of the present invention. In one embodiment, a non-executing thread may be enabled based at least on whether a hardware resource is available, or will be available to an instruction of the
10 non-executing thread. Although the scope of the present invention is not limited in this respect, a hardware resource may be a register, a queue, a buffer, a functional unit, an input/output (I/O) device, or a memory sub-system. In one embodiment, execution of a non-executing thread may be based on whether a hardware resource such as, for example, a register, is scoreboarded.

15 Method 300 may include determining whether a hardware resource is available to an instruction of the non-executing thread (block 320). The operation of determining may include examining an instruction stream of the non-executing thread; identifying an instruction in the instruction stream; and identifying hardware resources associated with the instruction. If it is determined that the hardware resource is available to the
20 instruction of the non-executing thread, then execution of the non-executing thread may be enabled (block 330). In other words, the non-executing thread may be selected for execution. Otherwise, execution of the non-executing thread may not be enabled if the hardware resource is unavailable to the instruction of the non-executing thread (block

340).

In another embodiment, a processor may switch from executing at least two running threads to executing at least two pending threads if hardware resources are available to the at least two pending threads.

5 Turning to FIG. 4, shown is a block diagram of a wireless device with which embodiments of the invention may be used. As shown in FIG. 4, in one embodiment wireless device 500 includes a processor 510, which may include a general-purpose or special-purpose processor such as a microprocessor, microcontroller, application specific integrated circuit (ASIC), a programmable gate array (PGA), and the like.

10 In one embodiment, processor 500 may include processor pipeline 200 as discussed above with reference to FIG. 2. In addition, in various embodiments, processor 500 may be adapted to implement method 100 (FIG. 1) or method 300 (FIG. 3) discussed above.

Wireless device 500 may be a personal digital assistant (PDA), a laptop or
15 portable computer with wireless capability, a web tablet, a wireless telephone (e.g., cordless or cellular phone), a pager, an instant messaging device, a digital music player, a digital camera, or other devices that may be adapted to transmit and/or receive information wirelessly. Wireless device 500 may be used in any of the following systems: a wireless personal area network (WPAN) system, a wireless local
20 area network (WLAN) system, a wireless metropolitan area network (WMAN) system, or a wireless wide area network (WWAN) system such as, for example, a cellular system.

An example of a WLAN system includes a system substantially based on an

Industrial Electrical and Electronics Engineers (IEEE) 802.11 standard. An example of a WMAN system includes a system substantially based on an Industrial Electrical and Electronics Engineers (IEEE) 802.16 standard. An example of a WPAN system includes a system substantially based on the Bluetooth™ standard (Bluetooth is a registered trademark of the Bluetooth Special Interest Group). Another example of a WPAN system includes a system substantially based on an Industrial Electrical and Electronics Engineers (IEEE) 802.15 standard such as, for example, the IEEE 802.15.3a specification using ultrawideband (UWB) technology.

Examples of cellular systems include: Code Division Multiple Access (CDMA) cellular radiotelephone communication systems, Global System for Mobile Communications (GSM) cellular radiotelephone systems, Enhanced data for GSM Evolution (EDGE) systems, North American Digital Cellular (NADC) cellular radiotelephone systems, Time Division Multiple Access (TDMA) systems, Extended-TDMA (E-TDMA) cellular radiotelephone systems, GPRS, third generation (3G) systems like Wide-band CDMA (WCDMA), CDMA-2000, Universal Mobile Telecommunications System (UMTS), or the like.

As shown in FIG. 4, processor 510 may be coupled to a digital signal processor (DSP) 530 via an internal bus 520. In turn, DSP 530 may be coupled to a flash memory 540. As further shown in FIG. 4, flash memory 540 may also be coupled to microprocessor 510, internal bus 520, and peripheral bus 560.

Processor 510 may also be coupled to a peripheral bus interface 550 and a peripheral bus 560. While many devices may be coupled to peripheral bus 560, shown in FIG. 4 is a wireless interface 570 which is in turn coupled to an antenna 580. In

various embodiments, antenna 580 may be a dipole antenna, helical antenna or another antenna adapted to wirelessly communicate information. Wireless interface 570 may be a wireless transceiver.

Although the description makes reference to specific components of device 500,
5 it is contemplated that numerous modifications and variations of the described and illustrated embodiments may be possible.

Although processor pipeline 200 is illustrated as being used in a wireless device in one embodiment, this is not a limitation of the present invention. In alternate embodiments processor pipeline 200 may be used in non-wireless devices such as, for
10 example, a server, a desktop, or an embedded device not adapted to wirelessly communicate information.

While certain features of the invention have been illustrated and described herein, many modifications, substitutions, changes, and equivalents will now occur to those skilled in the art. It is, therefore, to be understood that the appended claims are
15 intended to cover all such modifications and changes as fall within the true spirit of the invention.